				Page 1 of 1	
Frm PTO-1449 (modified)		Atty. Docket No.	Serial No.		
5		2000.039000/TT3763	09/871,084		
sist of Patents and Publications for	r Applicant's	Applicant Weber et al.			
INFORMATION DISCLOSURE S	STATEMENT				
(Use several sheets if necess	ary)	Filing Date: May 30, 2001	Group: 2131		
U.S. Patent Documents	Foreign	Patent Documents	Other Art		
See Page 1	See Page 1		See Page 1		

U.S. Patent Documents

Exam. Init.	Ref. Des.	Document Number	Date	Name	Class	Sub Class	Filing Date of App.
	A1						
	A2						
	A3						
	A4						
	A5						

Foreign Patent Documents

Exam. Init.	Ref. Des.	Document Number	Date	Country	Class	Sub Class	Translation Yes/No
	Bl						
	B2						
	В3						
-	B4						
	B5						

Other Art (Including Author, Title, Date Pertinent Pages, Etc.)

Exam. Init.	Ref. Des.	Citation
me	C1	Intel, "Low Pin Count (LPC) Interface Specification Revision 1.0," pp. 1-31 (09/29/97)
les	C2	Standard Microsystems Corporation, "100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application," Part No. LPC47B37x, pp. 1-254 (06/17/99)
WA	C3	FIPS Pub 140-1 Federal Information Processing Standards Publication, "Security Requirements for Cryptographic Modules" (01/11/1994)
WA	C4	Intel, "Communication and Networking Riser Specification," Revision 1.0 (02/07/2000)
14	C5	"Handbook of Applied Cryptography" CRC Press 1997 pp. 154 - 157, 160 - 161, 191 - 198, 203 - 212

	Examiner: 4	Date Considered: 05/0	5/05
--	-------------	-----------------------	------

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.